PATENT APPLICATION

ATTORNEY DOCKET NO. 200208858-1

IN THE DADEMARK OFFICE

ONITED STATES PATENT AND TRADEMARK OFFICE								
Inv ntor(s):	Samuel D. Naffziger, et al.	Confirmation No.:						
Application	No.:	Examiner:						
Filing Date:	•	Group Art Unit:						
Title:	SYSTEM AND METHOD TO ADJUST VOLT	TAGE						
PO Box 14!	ner for Patents 50 VA 22313-1450 INFORMATION DISCLOSURE S	STATEMENT.						
	armostica Disalogura Chatagasant is subjected							
	ormation Disclosure Statement is submitted:							
(X)	under 37 CFR 1.97(b), or (Within three months of filing national application; or damailing date of first office action on the merits; whichever	te of entry of national application; or before occurs last)						
	under 37 CFR 1.97(c) together with either a: () Statement under 37 CFR 1.97(e), or () a \$180.00 fee under 37 CFR 1.17(p), or (After the CFR 1.97 (b) time period, but before final action	or notice of allowance, whichever occurs first)						
()	under 37 CFR 1.97 (d) together with a: () Statement under 37 CFR 1.97(e)(1) or (2), () a \$180.00 fee set forth in 37 CFR 1.17(p). (Filed after final action, a notice of allowance, on or be							
pendency c	charge to Deposit Account 08-2025 the sum of this application, please charge any fees req 3-2025 pursuant to 37 CFR 1.25.							
copies, of p	oplicant(s) submit herewith Form PTO 1449 - I	ich applicant(s) are aware, which applicant(s						

believe(s) may be material to the examination of this application and for which there may be a duty to disclose in accordance with 37 CFR 1.56.

() A concise explanation of the relevance of foreign language patents, foreign language publications and other foreign language information listed on PTO Form 1449, as presently understood by the individuals(s) designated in 37 CFR 1.56 (c) most knowledgeable about the content is given on the attached sheet, or where a foreign language patent is cited in a search report or other action by a foreign patent office in a counterpart foreign application, an English language version of the search report or action which indicates the degree of relevance found by the foreign office is listed on form PTO 1449 and is enclosed herewith.

It is requested that the information disclosed herein be made of record in this application.

"Express Mail" label no. EU853429629US

Date of Deposit August 26, 2003

I hereby certify that this is being deposited with the United States Postal Service "Express Mail Post Office to Addressee" service under 37 CFR 1.10 on the date indicated above and is addressed to: Commissioner for Patents, Alexandria, VA Commissioner 22313-1450.

Typed Name: Lisa D. Jones

Respectfully submitted,

Gary J. Pitzer

amuel D. Nattziger, et

Attorney/Agent for Applicant(s)

39,334 Reg. No.

Date: August 26, 2003

Telephone No.: (216) 621-2234

PATENT APPLICATION

Sheet 1 of 1

FORM PTO-1449					ATTY. DOCKET NO.	APPLICATION NO. CONFIRM	ATION I		
LIST OF PATENTS AND PUBLICATIONS FOR APPLICANT'S INFORMATION DISCLOSURE STATEMENT (Use sev ral sheets if nec ssary)					200208858-1				
					APPLICANT				
					Samuel D. Naffzig	ger, et al.			
REFEREI	NCE	DESIGNATION	U.S. P.	ATEN	T DOCUMENTS				
EXAMINER INITIAL		DOCUMENT NUMBER	PUBLICATION DATE		NAME	Pages, Columns, Lines Where Relevant Passages or Figures Appear			
	1A	2003/0060176	03/27/2003	Hei	inonen, et al.				
	1B	6,157,247	12/05/2000	Ab	desselem, et al.				
	1C	6,449,575 B2	09/10/2002	Bau	usch, et al.				
	1D	6,509,788 B2	01/21/2003	Nat	ffziger, et al.				
	1E								
	1F								
	1G								
	1H								
	11								
	1J								
	1K								
	1L	DOCUMENT NUMBER	PUBLICATION DATE	N/	AME OF PATENTEE OR APPLICANT	Pages/Columns/Lines Where Relevant Passages/Figures Appear	Translat attach		
	1M								
	1N								
	10			 			_		
-	1P								
	'	OTHER REFI	ERENCES (includi	ıg Au	thor, Title, Date, Pe	ertinent Pages, etc.)			
	1Q	THOMAS D. B Solid-State Cir	BURD, et al., "A Dyr cuits, Vol. 35, No.	namic \	Voltage Scaled Micro b. 1571-1580, Novem	processor System" , IEEE Journal aber 2000	of		
	1R	SHEKHAR BORKAR, et al., "Parameter Variations and Impact on Circuits and Microarchitecture", Circuit Research, Intel Labs, JF3-334, pp. 338-342, June 2003							
	15				· · · · · · · · · · · · · · · · · · ·				
	NER	1			DATE CONSIDER				